

Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware

Smruti R. Sarangi

Abhishek Tiwari

Josep Torrellas

University of Illinois at Urbana-Champaign

<http://iacoma.cs.uiuc.edu>

Can a Processor have a Design Defect ?



No Way !!!



Yes, it is a major challenge.

A Major Challenge ???

50-70% effort spent on debugging

1-2 year verification times


Massive computational resources



Some defects still slip through
to production silicon



Defects slip through ???




Does not look like it will stop

Increasing features on chip

Conventional approaches are ineffective


- ◆ Micro-code patching
- ◆ Compiler workarounds
- ◆ OS hacks
- ◆ Firmware

Vision



Additional Advantage: Reduced Time to Market

Pentium-M, Silas et al., 2003





- Reduced time to market → Vital ingredient of profitability

Outline


- Analysis and Characterization
- Architecture for Hardware Patching
- Evaluation

Defects in Deployed Systems




- We studied public domain errata documents for 10 current processors
 - Intel Pentium III, IV, M, and Itanium I and II
 - AMD K6, Athlon, Athlon 64
 - IBM G3 (PPC 750 FX), MOT G4 (MPC 7457)

Dissecting a Defect – from Errata doc.




$$A \cup (B \cap C \cap D)$$




- Snoop
- L1 hit
- IO request
- Low power mode


Types of Defects



Characterization




When can the defects be detected ?




Outline

- Analysis and Characterization
- Architecture for Hardware Patching
- Evaluation

Phoenix Conceptual Design




Distributed Design of Phoenix




Examples of Subsystems

Inst. Cache	FP ALU	Virtual Mem.
Fetch Unit	L1 Cache	IO Cntrl.




Overall Design


Chip Boundary




Software Recovery Handler



Designing Phoenix for a New Processor




Designing Phoenix for a New Proc. – II



Outline

- Analysis and Characterization
- Architecture for Hardware Patching
- Evaluation

Signals Tapped




Generic Signals

- L2 hit, low power mode
- ALU access, etc.

Specific Signals


- A20 pin set in Pentium 4
- BAT mode in IBM 750FX

Defect Coverage Results




Training Set:
 Intel P3, P4, P-M
 Itanium I & II
 AMD K6, K7
 AMD Opteron
 IBM G3
 Motorola G4

Test Set:
 UltraSparc II
 Intel IXP 1200
 Intel PXA 270
 PPC 970
 Pentium D



Overheads



- ❑ Programmable logic (PLA & interconnect)
- ❑ Estimated using PLA layouts (Khatri et al.)

0.05%


- ❑ Wires to route signals
- ❑ Estimated using Rent's rule

0.48%

None




Impact of Training Set Size




- Train set only needs to have 7 processors
- Coverage in new processors is very high

Conclusion

- We analyzed the defects in 10 processors
- **Phoenix** novel on-chip programmable HW
- Evaluated impact:
 - 150 – 270 signals tapped
 - Negligible area, wiring, and performance overhead
 - Defect coverage: 69% detected, 63% recovered
 - Algorithm to automatically size Phoenix for new procs
- We can now live with defects !!!





Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware




Smruti R. Sarangi
Abhishek Tiwari
Josep Torrellas

University of Illinois at Urbana-Champaign


<http://iacoma.cs.uiuc.edu>

Backup

Phoenix Algorithm for New Processors




Defect Coverage for New Processors



- Similar results obtained for 9 Sun processors – UltraSparc III, III+, III++, IIIi, IIIe, IV, IV+, Niagara I and II

Where are the Critical defects ?



- The core is well debugged
- Most of the defects are in the mem. system