

Aug - 17

Note Title

17-08-2012

Machine Representation

ARM Instruction → 
32 bit



①

ARITH / LOGICAL

[Short Cut - 1]

Extensions:

if ($j == 0$)
 $a = b + c;$

ADD ^{suffix}
EQ

Do the addition iff the
comparison before it detected
an equality

ADDEQ is a conditional instruction

NE → Not equal

GT → Greater than

LT → Less than

CPSR

①
CMP $R_j, \#0$
BNE .exit
ADD R_a, R_b, R_c

Short Cut

②
CMP $R_j, \#0$
ADDEQ R_a, R_b, R_c

GE → \geq

LE → \leq

PL → positive

MI → negative

HI → unsigned

higher

LO → unsigned
lower.

? where does the cmp instruction store its result.

Ans: CPSR

Current Program Status Register

[N|z|c|F]

$\begin{bmatrix} N \rightarrow \text{Negative} \\ Z \rightarrow \text{Zero} \\ C \rightarrow \text{Carry out} \\ F \rightarrow \text{Overflow} \end{bmatrix}$

Cmp R_1, R_2 $r = 5 - 3$

$$\begin{array}{r} 5 \\ -3 \\ \hline 2 \end{array}$$

$$5 = e_3$$

Cmp (is actually doing a sub)

EQ	$\rightarrow (Z == 1)$
NE	$\rightarrow (Z \neq 0)$
GT	$\rightarrow ((N == 0) \wedge (Z == 0))$
GE	$\rightarrow (N == 0)$
LT	$\rightarrow (N == 1)$
LE	$\rightarrow ((N == 1) \vee (Z == 1))$

Cmp $R_1^{\prime 3}, R_2^{\prime 5}$

$$r = 3 - 5$$

$\left. \begin{array}{l} r = 5 - 3 \\ r = 3 - 5 \end{array} \right\} GT$
 $\left[\begin{array}{l} r \geq 0 \\ r \neq 0 \end{array} \right]$

ShortCut - 2

Cmp is not the only instruction that can set the CPSR.

You can add a S suffix to any instruction to make it set the CPSR accordingly

C:

$tmp = a + b;$
if ($tmp == 0$)
 $z = i + j;$

9 inst. sequence



2 inst. sequence

[ADDS
ADDEQ]

||

{ ADD R_{tmp}, R_a, R_b
 X CMP $R_{tmp} \# 0$
ADDEQ R_z, R_i, R_j


ADD S R_{tmp}, R_a, R_b
ADDEQ R_z, R_i, R_j

2

Shortcuts for Arith/Logi insts.

- { ① ADD R₁, R₂, R₃, LSL R₄
- R₁ = R₂ + R₃ << R₄
- ② ADD EQ
- ③ ADDS

Format of Assembly Insts.



1110 →
 (14)
 } LE
 :
 Always

F : 00 → Arith/Logical
 01 → LD/STR
 10 → Branch

I → is src2 an immediate
 (constant)

. Opcode :
 4 16
 {
 MUL
 ADD
 SUB
 :shift


S : 1 : Set CPSR
 0 : Do not set CPSR

R_{src1} : Register for source 1

Rd : Register for destination

|| Remaining
12 bits.

~~3 src - 2 dest~~



$I=0$


Simplest: ADD
opcode dest $R_1, R_{2,1}, R_3$
src1 src2

R_{src2} :
4 bits

A horizontal rectangle divided into two sections by a vertical line. The left section is labeled 'Rsrc2'. The right section is labeled '4 bits' with an arrow pointing to the boundary.


(A) ADD R₁, R₂, R₃, LSL R₄ \leftrightarrow (B) ADD R₁, R₂, R₃, LSL #12

We still have 8 bits left



decisions: differentiate between case A and B

Type of shift operation (2)



Shifting by an immediate:

use $\frac{SI}{5} \rightarrow 0 \rightarrow 31$.

Shifting by a register: You need 4 bits
You have 5 bits ✓
(Problem Solved)

$I = 1$

E.g.. ADD R₁, R₂, #10
20 bits 12

We have 12 bits for representing the immediate.


But, an immediate can be very large (upto 32 bits)

We need to somehow compromise.

Aim:

Encode as many numbers as possible using
the 12 bits that we have.

Acm Solutions



8 bit part \rightarrow payload

4 bit part \rightarrow offset
 $[0-15] \times 2 = [0, 2, 4 \dots 28, 30]$

Number = payload ROR (2 x offset)



TRICKY
EXPELLED
EXAM Q

ADD $R_3, R_2,$
20

0x FE 00 00 00
payload

→ 00 00 00 FE

OR E0 00 00 OF


2	F/E
---	-----

OR 00 FE . 00 00

8	F/E
---	-----

Read this in the book (Very tricky)

LD/STR



I, S bits do not make sense for LDR / STR

Note

LDR $R_4, [R_1, R_2, \text{LSL } R_3]$
Opcode Rd R_{src1} R_{src2} shift

STR $R_6, [R_2, R_{10}, \text{LSL } \#4]$
Rd R_{src1}

Pre-indexed

$\text{++ } i;$

$\leftarrow \text{DR } R_1, [R_4, \#4]!$

$R_1 \leftarrow \text{mem}[R_4 + 4]$

$R_4 \leftarrow R_4 + 4$

Post-indexed

$i \text{++;}$


$\leftarrow \text{DR } R_1, [R_4], \#4$

$R_1 \leftarrow \text{mem}[R_4]$

$R_4 \leftarrow R_4 + 4$

Saving an increment and
a shift in case of array
accesses.

Branch.



$PC \rightarrow \text{oldPC} + 8 + I \times Y$

Next Class

Adders -