

Aug 4

Assembly.

ADD, SUB, ORR, AND, EOR

format : [$<\text{opcode}>$ dest src1 src2]


variables : R_0, \dots, R_{12}

✓ 2s complement

ADD 2 formats

ADD $R_3, R_2, \ell_1 \quad R_3 = R_1 + R_2$

ADD $R_3, R_2, \#4 \quad R_3 = 4 + R_2$



$R_3 = R_1 \ll R_2$
 $= R_1 \ll 2$

src 2 can be an immediati

\times not src 1

What else do I require?

✓ if-else
✓ loops


✓ arrays.
functions.

conditionals

Extra register $\rightarrow R_{15}$ (PC)

(Program Counter)

memory




one large byte array.

PC is a pointer (special)

Entire program: Stored as an array of instructions.

1 assembly line \longleftrightarrow 1 machine instruction.



PC (ptr) to the memory segment holding the program

.L1
ADD R₂, R₀, R₁ MOV R₁, #5
B .exit CMP R₀, R₁
BEQ .L1
.exit

R₁ @= 5; R₁ @= 5;
if (a == b) {
 R₂ @= a + b;
}

```
sum=0;  
for (i=0; i<100; i++) {  
    sum += i  
}
```

Arrays.

```
int A[10];  
for (i=0; i<10; i++)  
    A[i] = i;
```

}

Array : A
region of 40 bytes

in mem



New instruction: Store (STR)

format: STR $\frac{R_4}{\text{reg}}$ $\underline{[R_1, \#10]}$ memory loc.

$$\text{mem}(R_1 + 10) = R_4$$

memory location: $[\text{base-reg}, \text{offset}]^{[\text{reg}, \text{imm}]}$

$$\text{memloc} = \text{value}(\text{base-reg}) + \text{offset}$$



Every register has a storage space equal to
4 bytes
= 32 bits


STR → Transfer 4 bytes from a reg.
to memory

Variants of STR

STRH (2 bytes)

STRB (1 byte)

Register



(Big Endian) { IBM, HP
JAVA }

(Little Endian) { ARM
INTEL, AMD }

{ int A[10];
for (i=0; i<10; i++)
A[i] = i;
 $R_4 = \underbrace{A[5]}_{R_1};$) } \rightarrow { LDR _{reg} R_4 , [_{mem} $R_1, \#20$]
LDRH
LDRB }

ADD $R_{dest}, R_{src1},$ []
src 2

LDR $R_{dest}, [R_{src1},$ []]
src 2]

Src 2:

immediate : #10

register : R_{src2}

imm. scaled reg : $R_{src2}, LSL \#10$

reg. scaled reg : $R_{src2}, LSL R_{src3}$

{ B

.label

{ B

offset

newPC = oldPC
+ offset + 8