


Oct. 19

Interrupts




ARM ASSEMBLY :

PORTS → (OUT)


INPUT :

MOUSE → generates a signal → INTERRUPT




Internal Interrupt

Precise Interrupt:



Programmer's Perspective:



When the interrupt is processed, (1) all the older instructions need to have completed. (2) no newer instructions should have completed. [PRECISE INTERRUPTS]

older inst: Instructions that entered the pipeline before the interrupt.

INT. →
$$\left. \begin{array}{l} c = 0 \\ a = 3; \\ b = 4; \\ c = a + b; \\ d = *(0x00000000); \text{ // accessing illegal address} \\ e = 2; \end{array} \right\}$$

Handle segmentation fault
signal (..) {
SIGSEGV
}

[C = 7, e = 0]

IF	ID	EX	M	WB
-	-	-	x	✓


Ensure precise Interrupts:

- 1) allow older instructions to finish
- 2) replace all newer instructions with nops
- 3) For the faulting instruction →
allow it to go to the end of the

pipeline. → (No side effects like writing to mem. & registers)

4) Once the faulting instruction reaches the end of the pipeline, invoke the interrupt handler. (save registers and next PC)

5) Once the interrupt handler completes, restart program from next PC (restore the value of registers).



Memory System

IF ID EX MEM WB.









How do we build a memory?

Latch / Flip-flop. (12+ transistors)


fast
lot of area & power.

SRAM (Static RAM)







MEM



1) Precharge BL and $\bar{B}L$ to 0.5V

2) $BL \downarrow$ $\bar{B}L \uparrow$







SENSE
AMP

$$| (V(BL) - V(\overline{BL})) | > \delta$$

[50mV]

	# Trans / 1 bit	Area	speed
Latch	12 +	High	High
SRAM	6	Medium	Medium.
DRAM	1	Low	Slow.

DRAM



Periodic Refresh:

Periodically read the value of every DRAM cell and write it back again.

This ensures that optimum amount of charge across the capacitor is maintained.

Three kinds of memories:

Latch

Pipeline/registers


SRAM (static)

Caches.

DRAM

Main Memory

MEM




Data (main mem) contains everything.

Data (L1) \subset Data (L2) \subset Data (main mem)
(cache) (cache) (library)

Behavior

: Temporal locality \rightarrow tend to access the same piece of data over & over again

Spatial locality \rightarrow programs tend to access nearby data



Thumb-Rule: 90% of the data is accessed 10% of time
10% of data " " 90% " "


Hit → Data present in cache

Miss → Not present.

Hit Rate: % of hits.

global hit/miss rate: $\frac{\# \text{ of hits/misses}}{\# \text{ of memory accesses issued by proc.}}$

local hit/miss rate: $\frac{\# \text{ of hits/misses}}{\# \text{ of accesses to that cache}}$




L1 global miss rate: $\frac{5}{100}$

local " " : $\frac{5}{100}$


L2 global miss rate: $\frac{1}{100}$

local " " : $\frac{1}{5}$

How to design a cache:




Basic Problem :





Temporal locality \rightarrow Multi-level cache

Spatial locality \rightarrow Create large blocks/line
(32B \rightarrow 128B)



A[96];



Cache size: 32KB


Block size: 32B

Blocks: 1024


Cache access algorithm:
address A .

$$A' = A \gg (\text{BlkSize Bits})$$

$$\text{Cache (line) number} = A' \div (\# \text{ Blocks})$$



Two different addresses might
have the same index
[collision]




Access protocol: address (A)

- 1) $A' = A \gg (\text{Blk Size Bits})$
- 2) $\text{Index} = A' \div (\# \text{ Blocks}) \quad \checkmark$
- 3) $\text{Tag} = A' \gg \log(\# \text{ Blocks})$
- 4) if $(\text{tag} == \text{TAG_ARRAY}[\text{index}])$
declare hit;

```
return DATA-ARRAY[index];  
else  
  declare miss;
```

- + easy access protocol.
- + simple hashing scheme
- high chance of collisions.

Collision:



Reduce collisions:

Even if the index matches, we do not want a miss.

Reason for a collision:

Every address maps to a single cache line.

Consider a set of lines: An address can be saved anywhere in a set.

New Algo:

$$1) A' = A \gg \log(\text{Block-Size})$$

$$2) \text{Set Index} = A' \% (\# \text{ sets})$$


3) tag = compute Tag (A')

4) For. each (index \in Sets [Set Index])

```
if (tag == TAG-ARRAY [index])
    declare HIT;
    return DATA-ARRAY [index];
```


```
else
    continue;
```

5) declare miss




How do we create a set.

$|Set| = 1$





$|Set| = 2$





⋮

$|Set| = 16$



$|set| = 1024$



Terminology:

$|set| = 1$

Direct Mapped
Cache



$|set| = k$

k -way set
associative
cache

$|set| = \# \text{ Blks}$

fully
associative
cache.

Tradeoffs.




Set -



✓ (valid bit) → specifies if the line is valid.

If all the lines in a set are valid, one of them needs to be thrown out (evicted) after a read miss.



old
1 3 2 4 1 2 4 3 2 1 3
new

FIFO Replacement scheme:

1
4

 } evictions.
LRU " " :

Writes:



Write Policies:

Write Through: (WT)

whenever you write
to level L_n , you also

write to level L_{n+1}

Write - Back: (WB)

Only write upon an
eviction.

Modified bit (m).



If the modified bit is set, write the data to the lower level

+ WT
write logic
is simple

WB
- complex

- more writes

+ less writes

+ eviction is cheap

- eviction is expensive

Misses { Compulsory
Conflict
Capacity

Fix:
Intelligent compiler /
HW
pre-fetching
increase
associativity
increase cache
size.