


Optimization



- 1) Pre-charge B_L and $\overline{B_L}$ to 0.5 v
- 2) Monitor $\Delta = (V_{B_L} - V_{\overline{B_L}})$

3) If $\Delta > T_p$
declare 1


$\Delta < T_N$
declare 0

SRAM ARRAY





1 TRANSISTOR CELL



DRAM CELL
Dynamic


✓ Very Dense

— Very Slow

— Periodically read/write all values (refresh).

| | <u>speed</u> | <u>Density</u> | <u>Power</u> | <u>Use</u> |
|-------|--------------|----------------|--------------|--------------------------------|
| Latch | +++ | - | -- | [Registers + pipeline regs] |
| SRAM | + | + | - | [Cache] |
| DRAM | --- | ++ | ++ | [Main memory] |

What you know: One large array.



Program behavior:

Saying: 90% of accesses come from 10% of locations

Temporal locality: Same data item is accessed frequently.

Spatial locality: If a data item, x , is accessed, then there is a high probability that another data item close to x is accessed in the same

Window of time.

Hierarchy of Memory Systems

