


Sep - 26



Pipeline Speed up:

n insts (non-pipelined) : $n \cdot k$

(pipelined) : $n + k - 1$

$$R - \text{Time ratio} = \frac{n+k-1}{nk}$$

$$R_{(n \rightarrow \infty)} = \frac{1}{k}$$

insts.

ideal
(0 latch delay)

1

k

2

k+1

.

.

n

n+k-1

ADD r_2, r_1, r_3

ADD r_3, r_2, r_4

IF

ID

EX

MEM

WB

IF

ID

EX

MEM

1

2

3

4

5

sw	r1, 20(r2)	IF	ID	EX	MEM	WB
lw	r4, 20(r2)		IF	ID	EX	MEM

forwarding/bypassing.

lw	r1, 20(r2)	IF	ID	EX	M	WB
add	r2, r1, r4		IF	ID	EX	M WB

(bubble)	lw	r1, 20(r2)	IF	ID	EX	M	WB
	NOP			X	X	X	X X

This pattern is known as a load-use hazard.

Control dependence

add r_1, r_2, r_3

beq $r_4, r_1, 20$

_____ -

Branch with processing in ID

IF ID EX MEM WB

~~IF~~

IF

~~ID~~

EX

[can be removed by a compiler]

~~MEM~~

~~IF~~

Branch with processing in EX stage

IF ID EX MEM WB

Br.

IF

ID

~~EX~~

MEM


WB



Structural Hazard

Assume that data and instruction mem are same.

You can satisfy one memory request per cycle.



Three kinds of pipeline hazards:

- 1) Data hazard (forwarding/bypass)
- 2) Control hazard (bubbling)
- 3) Structural hazard.