

Aug. 27

Note Title

27-08-2011

Advanced ARM Assembly

C code

if ($x == 1$)

$$y = a + b;$$

||

$x - r_1, \quad y - r_2$
 $a - r_3, \quad b - r_4$
ARM assembly

cmp $r_1, \#1$
BNE .L1
ADD r_2, r_3, r_4
.L1 --

(Let us try to
compress this)

Conditional Instructions

Optimal Sequence {

CMP	$r_1, \#1$
ADDEQ	r_2, r_3, r_4

ADDEQ \rightarrow It adds only if

the result of the last comparison is
equal

Otherwise, it skips.

General Structure of a conditional instruction
(Data Processing Instructions)

<operation> <Condition>

ADD

EQ (Equality)

HI (Unsigned
Higher)

SUB

NE (\neq)

MOV

LE (\leq)

HS (Signed)

:

LT ($<$)

|| (ALWAYS)
RSVD

:

GE (\geq)

:

GT ($>$)

MOVLE

(Move if the last comparison
has the following condition
to be true
Less than equal)

LSL GT

What does a compare instruction do?

Puts the result of the compare in
a special register: CPSR
Current Program Status Register.

N Z C O
g g g ↗
Negative Zero Carry Condition
Flags.
Overflow

LE : N || Z

EQ Z LT C

GT : (!N) || (!Z)

NE (!Z) GE C

SUB → Normally does not set the condition
Flags.

SUBS → Sets the condition Flags.

ADDs → Set the condition Flags.

C code.

$$\begin{cases} r_1 = r_2 - r_3 \\ \text{if } (r_1 < 0) \\ \quad r_4 = r_5 + r_6 \end{cases}$$

ARM ASSEMBLY

SUB r_1, r_2, r_3

ADDLT r_4, r_5, r_6

Addressing Modes

Data Transfer Instrs (LDR/STR)

1) LDR $r_1, [r_2]$ (Register Indirect)

Address = r_2
(A)

2) LDR $r_1, [r_2, \#4]$ (Base Offset)

$$A = r_2 + 4$$

3) LDR $r_1, [r_2, r_3]$ (Register Offset)

$$A = r_2 + r_3$$

4) LDR $r_1, [r_2, r_3, LSL \#2]$ (Shifted register offset)

$$A = r_2 + r_3 \ll 2$$

Pre-Indexed

- 1) sum = 0;
- 2) for ($i = 0$; $i < n$; $i++$)
 sum += A[i];
- 3)

A

$\rightarrow r_4 \rightarrow$



$$\text{Address} = r_4 + r_2 \ll 2$$

(A)

$$A + i \times 4$$

Can I combine the
ticked instructions.

sum $\rightarrow r_1$, A $\rightarrow r_4$
 $i \rightarrow r_2$
 $n \rightarrow r_3$

mov $r_1, \#0$ (sum = 0)
mov $r_2, \#0$ ($i = 0$)

.L1 cmp r_2, r_3 ($i < n$)
b GE exit

— LDR $r_5, [r_4, r_2, \text{LSE } \# 2]$
(Load A[i])

ADD r_1, r_5, r_1
(sum += A[i])

— ADD $r_2, r_2, \# 1$
B. .L1

exit : (Example 1)

Pre-indexed access.

$$\text{Address} = r_1 + r_2 \ll 2$$

(Normal) LDR $r_5, [r_4, r_2, LSL \# 2]$

(Pre-Indexed)

LDR $r_5, [r_4, r_2, LSL \# 2]!$

$$r_4 += r_2 \ll 2$$

Then :

$$\text{Address} = r_4$$

Normal Load
Value of base register

r_4 does not change

Pre Indexed Access

Post
Value of base
register r_4
does change.

Post Indexed Access.

LDR $r_5, [r_4], r_2, LSL\#2$

$\begin{cases} ++i; \text{ pre} \\ i++; \text{ post} \end{cases}$

1) Address = r_4

2) Performs the load

3) Then :

$r_4 += r_2 \ll 2$

Two Operations here:

(a) Perform the Load

(b) Change the base Address

Pre
(b) \rightarrow (a)

Post
(a) \rightarrow (b)

To summarize: We can replace both the
linked instructions with one post-indexed
access in Example 1.

We can also add conditionals to branch
instructions.

BEQ (Branch-if-equal)

BLNE (Branch & link if not equal)

Instruction Format

Encoding to create a sequence of 0s and 1s from an assembly instruction, which the computer can understand.

ARM : Regular Format

Each Assembly Instruction → 32 bits.
(4) bytes.



Data Processing Instructions.

Op Code. → What kind of operation this is
(4 bits) (ADD, SUB, LSL, MOV...)

Format → Data Processing OR DATA TRANSFER
(2 bits) OR CONTROL

16 kinds of conditions (EQ, LE, NE, LT, GE, GT,
(4 bits) HI, HS, ALWAYS, RSVD...)

S → (ADD → ADDS) (Set the condition Flags)
(1)

ADD r_3, r_2 , $(r_1) \leftarrow$ reg.
OR

ADD $r_3, r_2, \#4 \leftarrow$ immediate

I \rightarrow ($I = 1$, The last operand is an immediate)
($I = 0$, The last operand is a register)

Up until now: 12 bits are gone : 20 bits are left

Out of the 20 bits

destination register: 4 bits.

16 registers in
(4 bits) ARM

src1 reg: 4 bits.

迄 until now: 8 out of 20 bits are gone
12 bits are left

If src_2 is a register.

(Use 4 out of the 12 bits)

$\begin{cases} \text{Arg} & \text{ADD } r_3, r_2, r_1 \\ \text{Imm} & \text{ADD } r_3, r_2, \#4 \end{cases}$

If src_2 is an immediate

(Use 12 bits to represent the immediate)




We do not have any more
bits left.

Another Format:

ADD $r_1, r_2, r_3, LSL \#2$ (Shifted)

$$r_1 = r_2 + r_3 \ll 2$$

Last 12 bits



1) 4 bits to represent a register.
We have 12 bits.

2) Shifted ADD $r_3, r_1, r_2,$ { 12 bits. }
 $\begin{cases} LSL \\ LSR \\ ASR \\ ROR \end{cases}$ #2
(0 - 31)

src 2 register — 4 bits

Is it in shifted format — 1 bit


Type of the shift LSL or LSR or ASR or ROR

- 2 bits

Value of the shift - 5 bits (0 — 31)

3) Immediate

12 bits



1 1/2 bytes

1 - char

2 - short

4 - int / float

8 - long / double.

Right Rotate (ROR) :

4 bit

1 10 0 1

↓ ROR 1

1 1 0 0

ROR1




0 1 1 0

ROR1

1 0 0 1

ROR1

0 0 1 1



Shift / Base


(s) (b)

4 bits

(0 - 15)

$s (0 - s)$

$2s (0 - 20)$



$$N = b \text{ ROR } (2s)$$

(Non zero) (< 8)

why do we



multiply s by 2?



(1) This is the common case

(2) This extends our range from (0 - 15) to (0 - 30)



Hardware :

12 bits \longrightarrow 32 bits
(decoding)

Assembler / Compiler

32 bits \longrightarrow 12 bits
(encoding)

Suppose you give an immediate value that cannot be encoded, to the assembler.

→ Throw an error.

Eg.

mov r1, #0x F0 00 00 0E

(Valid → Legal Encoding)

(2 | EF)
1 2

2s → 4

0x 0F 00 00 EF

ROR 4

mov r1, 0x F0 0A 00 0E

(Invalid)