


Aug 17th

Note Title

17-08-2011

1) Assembly Code Programming

Machine Model:



Register: Extremely fast storage media
1 register can contain upto 4 bytes of data

Administrative Trivia

1) Ensure that Linux works on your laptop

2) Ubuntu → Dual boot

→ Vmplayer.

Thursday - 11-12 (busy)
3-4:30 (busy)


Friday - 4:45 - 6:15 (busy)

Mail me by today evening

Do let me know if you find a slot

- 1) Room is free
- 2) All of you are free

Logical Organization
of the
memory system:



Very simple instruction:

C code.

$$a = b + c ;$$

$\begin{matrix} \uparrow & \uparrow & \uparrow \\ 32 & 32 & 32 \end{matrix}$

$\frac{96+k}{100+}$

Assembly Code
Register mapping
 $a \rightarrow r_1, b \rightarrow r_2, c \rightarrow r_3$

$\approx \text{ADD } r_3, r_1, r_2$

Concise representation of an instruction.

$$\begin{array}{l} Q \leftrightarrow r_1 \leftarrow 4 \\ b \leftrightarrow r_2 \leftarrow 4 \\ c \leftrightarrow r_3 \leftarrow 4 \end{array} \quad \left. \right\} 12 \text{ bits}$$

[within easily fit an instruction
 32 bits.]

Conceptual Structure of the
Program

- 1) Load data from memory into registers
- 2) Operate on registers

3) Store data from registers back to main memory.

Data processing
Instructions

ADD r_3, r_1, r_2

ADD \rightarrow ARM assembly instruction

<instruction> <dest. reg.> <src. reg.>
<src. reg₂>

$r_3 \rightarrow$ destination register

$r_2 \rightarrow$ source reg 1

$r_1 \rightarrow$ source reg 2

Other DP Instructions

SUB r_3, r_1, r_2 ($r_3 = r_1 - r_2$)

MUL r_3, r_1, r_2 ($r_3 = r_1 \times r_2$)

Divide → ARM instruction set before
version 7 did not have divide

udiv r_3, r_1, r_2 ($r_3 = r_1 / r_2$)

Assembly LSL r_3, r_1, r_2 ($r_3 = r_1 \ll r_2$)
(Logical Shift Left) $\sqrt{2}^r_3$

(Logical Shift Left) $r_3 = 2 \times 8 = 16$

$\ll SR \quad r_3, r_1, r_2 \quad (r_3 = r_1 \gg r_2)$

Right Shift
 (-2)

$\text{ASR} \quad r_3, r_1, r_2 \quad (r_3 = r_1 \gg r_2)$

(w/. sign extension)

$1110(-2)$

$\xrightarrow{-1}$
 ~~$1111(+3)$~~

{ Sign Extension:

Right Shift a (+)ve number
add 0 in the msb

a (-)ve number
add 1 in the msb
Arithmetic Shift Right

$\ll SR \rightarrow$ assumes that num. is unsigned.

$\text{ASR} \rightarrow$ number is signed

Summary : LSL, LSR, ASR (Shift)

ADD, SUB, MUL, UDIV, SDIV (Arithmetic)
↑ ↑
unsigned signed

Logical Instructions:

ORR r_3, r_1, r_2 ($r_3 = r_1 \mid r_2$)

AND r_3, r_1, r_2 ($r_3 = r_1 \& r_2$)

Format: Both operands were registers

$c = a + 2$

ADD $r_3, r_1, \#2$ ($r_3 = r_1 + 2$)

$2 \rightarrow$ constant
(immediate value)

🚩 ADD $r_3, (\#4, \#5) \times$ (Not allowed)

The second operand can be an immediate (number) in all the instructions that we have studied up till now.

LSL $r_3, r_1, \#2$

$$r_3 = r_1 \ll 2$$

$$\begin{cases} r_3 = r_1 + r_2 \\ \text{(register form)} \end{cases}$$

$$\begin{cases} r_3 = r_1 + 2 \\ \text{(immediate form)} \end{cases}$$

Extended / shifted Format

$\text{ADD } r_3, r_1, r_2, \begin{bmatrix} LSL \\ LSR \\ ASR \\ ROR \end{bmatrix} \#(2) \leftarrow (r_2 < 32)$

$$r_3 = r_1 + \begin{cases} r_2 << 2 & \text{LSL} \\ r_2 >> 2 & \text{LSR} \\ r_2 >> 2 & \text{ASR (Sign Ext)} \\ r_2 \text{ ROR } 2 & \text{ROR} \end{cases}$$

$\text{MOV } r_2 \text{ mvn instruction}$

R: $\text{MOV } r_3, r_2 \quad (r_3 = r_2)$

I: $\text{MOV } r_3, \#5 \quad (r_3 = 5)$

S: mov $r_3, r_1, \ll 2$ ($r_3 = r_1 \ll 2$)

MVN : Move not Not \rightarrow One's Comp.

R: MVN r_3, r_2 ($r_3 = \neg r_2$) Not 000 \rightarrow 111
Not 010 \rightarrow 101

MVN $r_3, \#1$ ($r_3 = \neg 1$)

MVN $r_3, r_2, \ll 2$ ($r_3 = \neg(r_2 \ll 2)$)